# Electrical Instability of Double-Gate a-IGZO TFTs With Metal Source/Drain Recessed Electrodes

Gwanghyeon Baek, Linsen Bie, Katsumi Abe, Hideya Kumomi, and Jerzy Kanicki

Abstract—The electrical stability of double-gate (DG) and single-gate (SG) amorphous indium–gallium–zinc-oxide thin-film transistors (a-IGZO TFTs) with metal source/drain recessed electrodes on glass is investigated and compared. In the device structure of the a-IGZO TFTs, both top gate and bottom gate are defined by lithography, allowing independent or synchronized biasing. Bias temperature stress (BTS) are performed on SG a-IGZO TFTs and DG a-IGZO TFTs with synchronized gate bias condition. Under both positive and negative BTS, synchronized DG a-IGZO TFTs.

*Index Terms*—Amorphous indium–gallium–zinc-oxide (a-IGZO), bias temperature stress (BTS), double gate (DG), single gate (SG), thin-film transistor (TFT).

#### I. INTRODUCTION

THERE is considerable interest in adapting amorphous InGaZnO thin-film transistors (a-IGZO TFTs) in such applications as active-matrix liquid crystal displays (AM-LCDs) [1] and active-matrix organic light-emitting displays (AM-OLEDs) [2]. This is because of its higher mobility in amorphous phase and suitability for low-temperature fabrication. We have previously shown [3] that the double-gate (DG) a-IGZO TFTs have better electrical and optical characteristics compared with the single-gate (SG) a-IGZO TFTs. However, to be adapted in the flat panel industry, its long term reliability must be ensured. Therefore, it is essential to evaluate the electrical stability of DG a-IGZO TFTs.

Although numerous results have been reported about the stability of SG a-IGZO TFTs [4]–[9], its microscopic origin and physical mechanism are still unknown. The a-IGZO TFT instabilities under positive-bias stress (PBS) have been explained by trapping in the gate dielectric [4], trapping in the bulk [8], or acceptor-like states creation [10], [11]. The last mechanism is supported by the parallel positive shift of the transfer

Manuscript received November 27, 2013; revised January 19, 2014; accepted February 14, 2014. Date of current version March 20, 2014. The review of this paper was arranged by Editor J. Huang.

G. Baek, L. Bie, and J. Kanicki are with the Displays and Detectors Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109 USA (e-mail: gbaek@umich.edu; lbie@umich.edu; kanicki@umich.edu).

K. Abe is with the Canon Research Center, Canon Inc., Tokyo 146-8501, Japan, and also with the Tokyo Institute of Technology, Kanagawa 226-0026, Japan (e-mail: k\_abe@lucid.msl.titech.ac.jp).

H. Kumomi is with the Canon Research Center, Canon Inc., Tokyo 146-8501, Japan (e-mail: kumomi.hideya@canon.co.jp).

Digital Object Identifier 10.1109/TED.2014.2307352

characteristics observed during the PBS. The bulk donor state creation, on the other hand, is the basis of a quantities model recently proposed to explain negative bias stress in the presence of light [12], [13]. Still, there are only very few results related to the stability of DG a-IGZO TFTs. Abe et al. [14] reported the DG a-IGZO TFTs' instability when either topgate (TG) or bottom-gate (BG) electrode is grounded. In either case, the stability of DG a-IGZO TFTs is no better than SG a-IGZO TFTs [14]. Previously, we have also shown [3], [15] that DG a-IGZO TFTs with the synchronized bias condition can produce larger current and steeper subthreshold swing in comparison with single BG (SBG) a-IGZO TFTs. Son et al. [16] reported the characteristics of the negative bias-temperature-stress (NBTS) for the synchronized DG a-IGZO TFTs. He has shown that the threshold voltage shifts  $(\Delta V_{\rm TH})$  of the synchronized DG a-IGZO TFTs in the NBTS are lower than that of the SBG a-IGZO TFTs and concluded that the origin of this enhancement is due to the electric field compensation during the synchronized NBTS. The reduced  $\Delta V_{\text{TH}}$  under the positive BTS (PBTS) are also reported. However, they did not explain the origin of this enhanced electrical stability.

In AM-LCDs, the TFT functions as a simple switch with a low duty cycle (0.1%), thus the TFT is under OFF-state for the 99.9% of the operation time. In other words, the gate voltage of the TFTs is lower than the voltages on the source and drain electrodes for most of the time. Therefore, the TFTs' characteristics under NBTS are important in the AM-LCDs. However, the threshold voltage shifts of a few volts can be tolerated in the AM-LCDs operation because the TFTs work as a simple switching element.

In contrast, in the pixel operation of the AM-OLEDs, the driving TFT ( $T_{DR}$ ) is turned ON for most of time to supply the current on organic light emitting devices. In other words, the positive bias is always applied on the gate during  $T_{DR}$ . Moreover, a small threshold voltage variation on  $T_{DR}$  directly changes the driving current, resulting in pixel's brightness change. For example, Chen *et al.* [17] reported that a variation in threshold voltage ( $V_{TH}$ ) of only 0.2 V changes the OLEDs brightness up to 10%. The PBTS instability, therefore, is critical for AM-OLEDs.

In this paper, we present the study of the PBTS and NBTS of DG a-IGZO TFTs with the synchronized bias condition. Furthermore, the instability results are compared with those of regular SBG TFTs. In the synchronized condition, the TG and BG electrodes are connected together, so same voltage is

0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 1. Vertical structure of (a) SBG and (b) DG a-IGZO TFTs and top view structure of (c) SBG and (d) DG a-IGZO TFTs used for a stability study. The only difference between (a) and (c), and (b) and (d) is the existence of the TG electrode. The calculated  $C_{BG}$  and  $C_{TG}$  are 17.7 and 7 nF/cm<sup>2</sup>, respectively. The channel width and length are 60 and 10  $\mu$ m, respectively.

applied on both gate electrodes. This type of device structure does not need additional gate line, which is important in the pixel aperture optimization.

#### II. DEVICE STRUCTURE

The a-IGZO TFTs with the metal source/drain (S/D) recessed electrodes are fabricated on a glass substrate (TFT grade glass). The cross sections and top views of the SBG and DG TFTs are shown in Fig. 1. In this structure, the amorphous silicon oxide (a-SiO<sub>x</sub>) channel protection layer (CPL) deposited by plasma-enhanced chemical vapor deposition (PECVD) defines the TFT width W and Length L:  $W = 60 \ \mu \text{m}$  and  $L = 10 \ \mu \text{m}$ . On top of the CPL, a passivation layer (PL) of 300-nm-thick amorphous silicon nitride (a-SiN<sub>x</sub>) is deposited by the PECVD. During the a-SiN<sub>x</sub> PECVD process, a-IGZO areas outside the CPL are heavily hydrogen doped and act as S/D regions [3]. It should be noticed that Mo metal gates and Mo S/D electrodes do not overlap. There is a separation of ~20 \mu m between the CPL edge and S/D via edge. The only difference between DG a-IGZO TFTs and SG

a-IGZO TFTs is the existence of TG electrode. The calculated BG insulator capacitor  $C_{BG}$  and TG insulator  $C_{TG}$  are 17.7 and 7 nF/cm<sup>2</sup>, respectively. More details about processing are given in the Appendix.

## III. POSITIVE BIAS-TEMPERATURE STRESS

## A. Experiment Conditions

The PBTS measurements are performed using HP 4156A semiconductor parameter analyzer in the dark-shielding box with the ambient air. The device temperature was regulated by a heated chuck, which is controlled by Signatone temperature controller with a precision of 0.1 °C. Before the measurement, the TFTs are placed on the heated chuck, which is set at the desired measurement temperature until the temperature controller displays the stable values. This is for ensuring the thermal equilibrium. We use  $T_{\text{STR}} = 80$  °C as our BTS test temperature as it is standard TFT used for BTS studies of a-Si:H TFTs. In addition, this temperature is of practical interest, since the temperature of the panel can increase, up to 60 °C–80 °C during operation [18], [19].



Fig. 2. PBTS setups for (a) SBG, (b) STG, and (c) DG TFTs ( $T_{\text{STR}} = 80 \,^{\circ}\text{C}$ ).

We selected a set of the SBG and DG TFTs for the comparison. The SBG and DG TFTs in the set are closely located, within 500  $\mu$ m, on the substrate. The four sets over the 4-in glass substrate are measured to consider the process variation. For the SBG TFTs, the stress voltage of  $V_{\text{STR}} = 15$  V is applied on the BG. To study the PBTS of single top-gate (STG) a-IGZO TFTs, similar  $V_{\text{STR}}$  is applied to the TG of one DG a-IGZO TFT in the set with bottom electrode grounded. For DG a-IGZO TFT with synchronized bias condition, stress voltage is applied to both TG and BG electrodes. During PBTS, the drain voltage is set to ground ( $V_{\text{DS}} = 0$  V). These stress conditions for both device structures are illustrated in Fig. 2.

The TFTs are stressed for a total stress time of 10000 s (2.78 h). At certain stress times (in log scale: 100, 300, 600, 1000, 3000, 6000, and 10000 s), the stress are interrupted and the transfer characteristics are measured by sweeping the gate voltage ( $V_{GS}$ ) at given stress temperature. To minimize a stress relaxation during these measurements, the measurement must be conducted as fast as possible. In this experiment, the measurement times of the transfer curves are below 10 s. This value is 10 times faster than the smallest stress interval, 100 s. To minimized the measurement time, the measurement accuracy is set to lower value and the range of voltage sweep are reduced,  $V_{\rm GS}$  from -5 to 10 V. We believe that the reduced range is sufficient for investigation of the important TFT parameter, such as field-effect mobility, OFF current, subthreshold slope, and  $V_{\text{TH}}$ . Furthermore, we confirmed that the measured results for the range of  $I_D > 10^{-11}$  A are not different with the data taken with a higher accuracy setup (but slow, longer than 50 s). All measured TFTs have the channel width and length of 60 and 10  $\mu$ m, respectively.

## B. Results and Discussion

Fig. 3 shows the transfer characteristics of the TFTs, measured during the bias stress at 80 °C ( $V_{\rm DS} = 0.1$  V). For all TFTs, the similar results are repeated on the same set and different set of devices, the observed results are reliable and reproducible. The threshold voltages ( $V_{\rm TH}$ ) are extracted from the transfer curves in Fig. 3. The best linear fitting method for 10%–90% of the maximum drain current is used for the  $V_{\rm TH}$  extraction. The evolution of  $V_{\rm TH}$ ,  $\Delta V_{\rm TH}$ , is summarized in Fig. 5(a) with solid symbols. From Fig. 3, it is concluded that STG TFTs have a positive shift of  $\Delta V_{\rm TH} = 0.8$  V. DG a-IGZO TFTs showed smaller shift in the transfer curve ( $\Delta V_{\rm TH} = -0.3$  V) than the SG TFTs ( $\Delta V_{\rm TH} = -1.2$  V) under the PBTS.

It is worth noting that the transfer curves are shifting to the positive direction for STG a-IGZO TFTs [Fig. 3(b)], whereas



Fig. 3. Transfer characteristics of PBTS on (a) SBG, (b) STG, and (c) DG a-IGZO TFTs. Both SBG and double a-IGZO TFTs have negative  $V_{\text{TH}}$  shifts, whereas STG a-IGZO TFTs have positive shifts. The compared SG and DG TFTs are closely located within 500  $\mu$ m ( $T_{\text{STR}} = 80$  °C).

for both the SBG and DG a-IGZO TFTs, the shifts are negative [Fig. 3(a) and (c)]. In both cases, the changes in subthreshold swing and field effect mobility are negligible. However, the subthreshold slope of the STG a-IGZO TFTs (500 mV/decade) is much larger than SBG a-IGZO TFTs (170 mV/decade). It indicates that during the deposition of  $a-SiO_x$  CPL layer, larger number of oxygen vacancy defects is produced. These oxygen vacancies are then negatively charged during the PBTS and induce the positive shifts of the transfer curves. However, the observed negative  $\Delta V_{\text{TH}}$  of DG and SBG a-IGZO TFTs cannot be explained by this mechanism. We are speculating that the reason of the negative shift can originate from electron tunneling from interface defects into the oxide conduction band and well down into the gate electrode, leaving behind positively charged defects inside  $a-SiO_x$  or at the interface with a-IGZO. These positive charges are responsible for the TFT negative threshold voltage shift.

As for the improved electrical instability in the synchronized DG a-IGZO TFTs compared with SG a-IGZO TFTs, there are two possible explanations: 1) increased effective gate capacitance,  $C_G$ , during the measurement of the transfer curves and 2) the vertical electric-field compensation. First, we expect that any change on  $C_G$  is expected to affect the TFTs transfer characteristics. If we assume that the bias stress induces the trapped charges near the interface of gate insulator and



Fig. 4. Evolution of DG a-IGZO TFTs' transfer characteristics under the synchronized PBTS.  $V_{\text{STR}}$  of 15 V is applied on TG and BG. (a) Synchronized sweep. (b) BG sweep. (c) TG sweep. Although the same stress condition is used, the amounts of  $\Delta V_{\text{TH}}$  are different with the readout (gate sweep) method.

semiconductor, the threshold voltage after the BTS ( $V_{\text{TH}}$ ) and its shift ( $\Delta V_{\text{TH}}$ ) can be described by the following equations:

$$V_{\rm TH} = V_{\rm TH} (0) - \frac{Q}{C_G} \text{ and}$$
$$\Delta V_{\rm TH} = V_{\rm TH} - V_{\rm TH} (0) = -\frac{Q}{C_G}$$
(1)

where  $V_{\text{TH}}(0)$  is the threshold voltage of the fresh (unstressed) TFT. Q and  $C_G$  is the trapped charge amount near the interface and the gate capacitance of TFTs, respectively. From this equation,  $\Delta V_{\text{TH}}$  is decreasing for the same Q when  $C_G$  has an increased value.

We confirmed previously [15] that the effective  $C_G$  of DG a-IGZO TFTs with synchronized bias ( $V_{BG} = V_{TG}$ ) is equivalent to the sum of  $C_{BG}$  and  $C_{TG}$ . Therefore,  $C_G$  of DG a-IGZO TFTs ( $C_{DG} = C_{BG} + C_{TG}$ ) is 24.7 nF/cm<sup>2</sup>. In contrast, the effective  $C_G$  of SBG TFT is  $C_{BG} = 17.7$  nF/cm<sup>2</sup>. Furthermore, the DG a-IGZO TFT measured with BG sweep ( $V_{TG} = 0$  V) or TG sweep ( $V_{BG} = 0$  V) has an effective  $C_G$  equal to  $C_{BG} = 17.7$  nF/cm<sup>2</sup> or  $C_{TG} = 7$  nF/cm<sup>2</sup>, respectively. According to (1) and from discussion above,  $\Delta V_{TH}$  will have the lowest value for DG TFT with the synchronized bias measurement.

To verify the effective  $C_G$  impact on the TFT measurements, we measure  $\Delta V_{\text{TH}}$  of the DG TFTs under different



Fig. 5. Evolution of  $\Delta V_{\text{TH}}$  under PBTS. (a)  $\Delta V_{\text{TH}}$  versus stress time. (b) Gate capacitance normalized  $\Delta V_{\text{TH}}$ ,  $C_G \cdot \Delta V_{\text{TH}}$ . With the normalized  $\Delta V_{\text{TH}}$ , the difference of the SG and DG a-IGZO TFTs is clearly distinguished. (c) Synchronized DG a-IGZO TFT PBTS result equals the sum of the SG a-IGZO TFT and STG a-IGZO TFTs PBTS result.

measurement conditions. While  $V_{\text{STR}}$  is applied to the both gate electrodes of the DG TFT during the stress time (i.e., synchronized stress), we measure the DG TFTs transfer curves under three different gate bias conditions (Fig. 4): 1) synchronized sweep; 2) BG sweep with  $V_{\text{TG}} = 0$  V; and 3) TG sweep with  $V_{\text{BG}} = 0$  V. The  $\Delta V_{\text{TH}}$  extracted from Fig. 4 are summarized in Fig. 5(a). The DG TFT with synchronized sweep has a smaller  $\Delta V_{\text{TH}}$  than the SG TFT. However, the DG TFT with the TG sweep shows a larger  $\Delta V_{\text{TH}}$  then the SG TFT. It is evident from this paper that  $\Delta V_{\text{TH}}$  is different when TFT is measured using different sweep methods even if the identical stress was applied to all TFTs.



Fig. 6. NBTS setups for (a) SBG and (b) DG TFTs ( $T_{\text{STR}} = 80 \text{ °C}$ ).



Fig. 7. Transfer characteristics during NBTS on SBG and DG a-IGZO TFTs.

From experimental data shown in Fig. 5(a), we can observe that the magnitude of  $\Delta V_{\text{TH}}$  is the largest for TG sweep and is the lowest for synchronized sweep. The effective  $C_G$  is the largest for synchronized sweep and the lowest for TG sweep. This is in agreement with (1). To avoid the  $C_G$  impact during transfer curve measurements, the  $\Delta V_{\text{TH}}$  are normalized by multiplying  $C_G$  ( $C_G \cdot \Delta V_{\text{TH}}$ ). This is shown in Fig. 5(b). It is clear that all three  $\Delta V_{\text{TH}}$  curves are merged into the one curve after the normalization. Using the normalized  $\Delta V_{\text{TH}}$ , we are now able to clearly establish the difference between SG and DG TFTs. Therefore, we recommend to use biasinduced charge Q ( $C_G \cdot \Delta V_{\text{TH}}$ ) rather than  $\Delta V_{\text{TH}}$ , when TFTs with different structures and under different measurement conditions are compared. Even after eliminating the  $C_G$  effects by the normalization, DG a-IGZO TFTs still shows smaller threshold voltage values than the SG TFTs [Fig. 5(b)].

Next, we consider the vertical field compensation in a-IGZO TFTs. The vertical field compensation in DG TFTs is understood as the vertical electric field induced by TG and BG cancel out each other, resulting in the zero or very small field being present in a-IGZO film. This would result a barely stressed a-IGZO film. However, during PBTS, the positive voltages on the gate electrodes will induce an accumulation of electrons in the a-IGZO channel. Furthermore, created electron accumulation layer will laterally connect source and drain electrodes, which are biased at 0 V. As a result, the mutual interaction between top and bottom electric fields is not allowed, and the vertical field compensation cannot take place during the PBTS.



Fig. 8. Evolution of  $\Delta V_{\text{TH}}$  under NBTS. $V_{\text{STR}} = -15$  V,  $T_{\text{STR}} = 80$  °C, W/L = 60/10 (in micrometer). (a)  $\Delta V_{\text{TH}}$  versus stress time. (b) Gate capacitance normalized  $\Delta V_{\text{TH}}$ ,  $C_G \cdot \Delta V_{\text{TH}}$ .

To further investigate the origin of enhanced instability in DG a-IGZO TFTs, we take advantage of the normalization of  $\Delta V_{\text{TH}}$  for different PBTS results. As shown in Fig. 5(c), the PBTS result of synchronized DG a-IGZO TFTs is the sum of instability of the SBG and STG a-IGZO TFTs. The better stability of the DG a-IGZO TFTs after normalization of  $\Delta V_{\text{TH}}$  is the result of electron injection from the TG that neutralizes the positively charge defects at the BG a-SiO<sub>x</sub> interface that were created during PBTS.

## IV. NEGATIVE BIAS-TEMPERATURE STRESS

## A. Experiment Conditions

The similar experiment is conducted for the NBTS. The measurement setups are shown in Fig. 6. The stress voltage of  $V_{\text{STR}} = -15$  V is used.

## B. Results and Discussions

The measured transfer curves are shown in Fig. 7 and the evolution of  $V_{\text{TH}}$  during the stress time are summarized in Fig. 8. For the SBG TFT,  $\Delta V_{\text{TH}}$  is around -0.2 V and  $\Delta V_{\text{TH}}$  smaller than -0.1 V are observed for DG a-IGZO TFTs under 80 °C. After Normalization, DG a-IGZO TFT still demonstrates a better instability than SG a-IGZO TFTs.

These observations are in a good agreement with the previously reported results in [16].

In contrast to the PBTS, during NBTS, the enhanced instability in DG a-IGZO TFTs could be explained by the vertical field compensation [3], [16]. For a negative gate bias, the hole accumulation layer is hardly formed in a-IGZO channel area. In other words, a-IGZO channel area is isolated from source and drain electrodes with high electrical resistance (lateral isolation). Consequently, a vertical interaction between the TG and BG electric field is allowed, resulting in the vertical field compensation in DG a-IGZO TFTs during NBTS. In other words, this will be equivalent to nearly zero bias stress across the a-IGZO channel region. Hence, it is expected that the interface electronic field and oxide field will be reduced during the NBTS. Therefore, as expected and in agreement with experimental results, we observe a very low  $\Delta V_{\text{TH}}$  in DG TFTs during NBTS in comparison with SBG TFTs.

#### V. CONCLUSION

In this paper, the bias-temperature stability of the DG a-IGZO TFTs with the metal S/D recessed electrodes are investigated. The stress temperature is set to 80 °C and the stress time is 10000 s. In PBTS with  $V_{\text{STR}} = +15$  V, the  $\Delta V_{\text{TH}}$  is reduced by one third in comparison with SBG TFTs. Similar experiments are performed for the NBTS with  $V_{\text{STR}} = -15$  V. As well as in PBTS, the  $\Delta V_{\text{TH}}$  of DG a-IGZO TFTs shows reduced values from that of the SBG. ( $0.2 \rightarrow < 0.1$  V). From the results of this paper, we conclude that synchronized DG a-IGZO TFTs are more stable than the SBG a-IGZO TFTs under BTS and have great potential for the AM-FPDs pixel circuit.

#### APPENDIX

The process steps are described in the following. First of all, a 100-nm-thick Mo gate electrode is sputtered as a BG electrode and patterned by a dry etching using CF<sub>4</sub> and O<sub>2</sub> gases. Next, the PECVD is used for depositing the 200-nm-thick silicon oxide (SiO<sub>x</sub>) as a BG insulator. ( $C_{BG} = 17.7 \text{ nF/cm}^2$ ). The substrate temperature ( $T_S$ ) is set to 400 °C during the deposition and 24 sccm of silane (SiH<sub>4</sub>) and 600 sccm of nitrous oxide (N<sub>2</sub>O) are used. The 40-nm thick a-IGZO semiconductor film is dc deposited by oxygen (O<sub>2</sub>) reactive sputtering (O<sub>2</sub>/Ar = 16.3/108.7 sccm). The a-IGZO layer is patterned by a diluted hydrochloric acid (HCl) for 30 s. The dilution ratio is 10:1 (D.I. water:HCl).

The SiO<sub>x</sub> CPL (300 nm) is deposited with a PECVD. To minimize hydrogen diffusion into a-IGZO channel, a lower SiH<sub>4</sub> and N<sub>2</sub>O ratios (16/400 sccm) was used with  $T_s$ , set down to 285 °C. The CPL is dry etched with a gas mixture of CF<sub>4</sub> and O<sub>2</sub>. The CPL defines a channel width and length of the fabricated TFTs.

Next, the CPL etching is followed by the first PL (1st PL) of silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>). Silicon oxynitride is known as a good moisture barrier [20]. The thickness of 1st PL is 300 nm. The PECVD deposition is used with gas mixture ratio of SiH<sub>4</sub>:N<sub>2</sub>O:N<sub>2</sub> = 24:30:570 sccm. Hence, the deposited film is nitrogen-rich SiO<sub>x</sub>N<sub>y</sub>. The pattering of the PL was

done by dry etching through CF<sub>4</sub> and O<sub>2</sub> mixture. Next, the S/D contact vias and the TG electrode were sputtered over the 1st PL. (100-nm-thick Mo) The SG TFTs, used for the comparison, do not have the TG patterns in this step. The patterning of S/D contact was done by wet etching with Mo enchant (H<sub>3</sub>PO<sub>4</sub>:HNO<sub>3</sub>:H<sub>2</sub>O = 200:20:15, 20 s).

Additional passivation (2nd PL) is deposited by a 300-nmthick  $SiO_xN_y$ , same condition as above, and patterned by wet etching [a low ammonium fluoride liquid (LAL 1000), for 90 s] to open contact area. The 2nd PL will allow an additional deposition of a transparent electrode (such as ITO), which can be used as a pixel electrode of AM-LCDs or AM-OLEDs. Finally, a thermal annealing was done using the rapid thermal annealing in nitrogen atmosphere, 300 °C for 30 min.

#### REFERENCES

- J. H. Lee *et al.*, "World's largest (15-inch) XGA AMLCD panel using IGZO oxide TFT," *SID Symp. Dig. Tech. Papers*, vol. 39, no. 1, pp. 625–628, 2008.
- [2] Y. G. Mo *et al.*, "Amorphous-oxide TFT backplane for large sized AMOLED TVs," *J. Soc. Inf. Display*, vol. 19, no. 1, pp. 16–20, Jan. 2011.
- [3] G. Baek, K. Abe, A. Kuo, H. Kumomi, and J. Kanicki, "Electrical properties and stability of dual-gate coplanar homojunction DC sputtered amorphous indium-gallium-zinc-oxide thin-film transistors and its application to AM-OLEDs," *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4344–4353, Dec. 2011.
- [4] T.-C. Fung, K. Abe, H. Kumomi, and J. Kanicki, "Electrical instability of RF sputter amorphous In-Ga-Zn-O thin-film transistors," J. Display Technol., vol. 5, no. 12, pp. 452–461, Dec. 2009.
- [5] J. K. Jeong, H. W. Yang, J. H. Jeong, Y.-G. Mo, and H. D. Kim, "Origin of threshold voltage instability in indium-gallium-zinc-oxide thin film transistors," *Appl. Phys. Lett.*, vol. 93, no. 12, pp. 123508-1–123508-3, 2008.
- [6] A. Suresh and J. F. Muth, "Bias stress stability of indium gallium zinc oxide channel based transparent thin film transistors," *Appl. Phys. Lett.*, vol. 92, no. 3, pp. 033502-1–033502-3, 2008.
- [7] J. Lee *et al.*, "The influence of the gate dielectrics on threshold voltage instability in amorphous indium-gallium-zincoxide thin film transistors," *Appl. Phys. Lett.*, vol. 95, no. 12, pp. 123502-1–123502-3, 2009.
- [8] K. Hoshino, D. Hong, H. Q. Chiang, and J. F. Wager, "Constant-voltagebias stress testing of a-IGZO thin-film transistors," *IEEE Trans. Electron Devices*, vol. 56, no. 7, pp. 1365–1370, Jul. 2009.
- [9] S.-Y. Sung *et al.*, "Effects of ambient atmosphere on the transfer characteristics and gate-bias stress stability of amorphous indium-galliumzinc-oxide thin-film transistors," *Appl. Phys. Lett.*, vol. 96, no. 10, pp. 102107-1–102107-3, 2010.
- [10] K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, "Origins of threshold voltage shifts in room-temperature deposited and annealed a-In-Ga-Zn-O thin-film transistors," *Appl. Phys. Lett.*, vol. 95, no. 1, pp. 13502-1–13502-3, 2009.
- [11] M. D. H. Chowdhury, P. Migliorato, and J. Jang, "Time-temperature dependence of positive gate bias stress and recovery in amorphous indium-gallium-zinc-oxide thin-film-transistors," *Appl. Phys. Lett.*, vol. 98, no. 15, pp. 153511-1–153511-3, 2011.
- [12] J. Gwang Um, M. Mativenga, P. Migliorato, and J. Jang, "Increase of interface and bulk density of states in amorphous-indium-gallium-zincoxide thin-film transistors with negative-bias-under-illumination-stress time," *Appl. Phys. Lett.*, vol. 101, no. 11, pp. 113504-1–113504-3, 2012.
- [13] P. Migliorato, M. D. H. Chowdhury, J. Gwang Um, M. Seok, and J. Jang, "Light/negative bias stress instabilities in indium gallium zinc oxide thin film transistors explained by creation of a double donor," *Appl. Phys. Lett.*, vol. 101, no. 12, pp. 123502-1–1235025, 2012.
- [14] K. Abe et al., "Amorphous In-Ga-Zn-O dual-gate TFTs: Current-voltage characteristics and electrical stress instabilities," *IEEE Trans. Electron Devices*, vol. 59, no. 7, pp. 1928–1935, Jul. 2012.
- [15] G. Baek and J. Kanicki, "Modeling of current-voltage characteristics for double-gate a-IGZO TFTs and its application to AM-LCDs," J. Soc. Inf. Display, vol. 20, no. 5, pp. 237–244, 2012.

- [16] K.-S. Son *et al.*, "Highly stable double-gate Ga-In-Zn-O thin-film transistor," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 812–814, Aug. 2010.
- [17] C. Chen, K. Abe, H. Kumomi, and J. Kanicki, "A-InGaZnO thinfilm transistors for AMOLEDs: Electrical stability and pixel-circuit simulation," J. Soc. Inf. Display, vol. 17, no. 6, pp. 525–534, 2009
- [18] S. Urakawa *et al.*, "Thermal analysis of amorphous oxide thin-film transistor degraded by combination of joule heating and hot carrier effect," *Appl. Phys. Lett.*, vol. 102, no. 5, pp. 053506-1–053506-4, 2013.
- [19] M. Lu, M. Hack, and R. Hewitt, "Power consumption and temperature increase in large area active-matrix OLED displays," *J. Display Technol.*, vol. 4, no. 1, pp. 47–53, 2008.
- [20] A. Yoshida et al., "21.1: Invited paper: 3-inch full-color OLED display using a plastic substrate," SID Symp. Dig. Tech. Papers, vol. 34, no. 1, pp. 856–859, 2003.



Katsumi Abe received the B.S. and M.S. degrees in nuclear engineering from Kyoto University, Kyoto, Japan, in 1993 and 1995, respectively. He is currently pursuing the Ph.D. degree with the Tokyo Institute of Technology, Tokyo, Japan. He has been with the Canon Research Center, Canon Inc., Tokyo, Japan, since 2003. His current research interests include amorphous oxide semiconductor TFTs and their device physics.



**Gwanghyeon Baek** received the B.S. degree in physics from Korea University, the M.S. degree in electrical engineering from Seoul National University, and the Ph.D. degree in electrical engineering from University of Michigan, Ann Arbor, in 2002, 2004, and 2013, respectively. His current research interests include double gate a-InGaZnO TFTs and their application to active matrix imagers or displays. He is currently with Intel, Portland Technology Development.



Hideya Kumomi received the B.S., M.S., and Dr. Sci. degrees in physics from Waseda University, Tokyo, Japan. He has been with Canon Research Center, Canon Inc., Tokyo, for about two decades. His current research interests include nonlinear phenomena in phase transition, particularly on nucleation problems, and on TFTs based upon singlecrystalline or polycrystalline Si and amorphous oxide semiconductors.



Linsen Bie received the B.E. degree in electrical engineering from Huazhong University of Science and Technology, Wuhan, China, in 2011, and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, in 2013. He is currently with Apple, CA, as an Engineer.



Jerzy Kanicki received D. Sc. from the Free University of Brussels, Belgium, in 1982. He joined the IBM T. J. Watson Research Center, as a Research Staff Member working on hydrogenated amorphous silicon devices for photovoltaic and flat panel display applications. In 1994 he joined the University of Michigan as a Professor in the Department of EECS. His current research interests include metal oxide semiconductors for displays and sensors.